


System requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.




Proposed redesign; engineering acceptance tests not executed.

Evidence: R sections per requirements.csv

Repository baseline: ce77220af648c4d1eb99b9f7c701ed5e6d0dc750

Sensing requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.




Proposed redesign; engineering acceptance tests not executed.

Evidence: R sections per requirements.csv

Repository baseline: ce77220af648c4d1eb99b9f7c701ed5e6d0dc750

Actuation requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.




Proposed redesign; engineering acceptance tests not executed.

Evidence: R sections per requirements.csv

Repository baseline: ce77220af648c4d1eb99b9f7c701ed5e6d0dc750


Power requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.




Firmware requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.




BLE requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.



Devices requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.




Proposed redesign; engineering acceptance tests not executed.

Evidence: R sections per requirements.csv

Repository baseline: ce77220af648c4d1eb99b9f7c701ed5e6d0dc750

Network requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.




Proposed redesign; engineering acceptance tests not executed.

Evidence: R sections per requirements.csv

Repository baseline: ce77220af648c4d1eb99b9f7c701ed5e6d0dc750


Dashboard requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.




PCB requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.



Verification requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.



Proposed redesign; engineering acceptance tests not executed.

Evidence: R sections per requirements.csv

Repository baseline: ce77220af648c4d1eb99b9f7c701ed5e6d0dc750

Derived requirements and allocated design elements

Satisfies links express proposed design allocation, not proof. Risk rankings and test procedures are analyst-proposed.




Proposed redesign; engineering acceptance tests not executed.

Evidence: R sections per requirements.csv

Repository baseline: ce77220af648c4d1eb99b9f7c701ed5e6d0dc750

Verification relationships and test organization

Representative test-case relationships only; the CSV maps a proposed test to every requirement. Verifies relationships denote intended tests, not passing results.



requirement

Representative PlantUML graphical view; not a native executable SysML model.

